


Considerations for Implementing a Zone- Selective Interlocking Scheme on Medium and Low Voltage Systems


Matt Proctor- GE Grid Automation

2018 – Houston IEEE

Zone-Selective Interlocking




Used when time-overcurrent delay is unacceptable.
“Chronometric coordination”



There is an inherent consequence in using coordinated time-overcurrent protection. It can be very slow. ZSI can be applied when time-overcurrent delay is not acceptable.


- Applied to lines or buses.

Zone-Selective Interlocking




Configure and apply time-overcurrent protection as normal. It still serves as a backup. For fault F1, B2 relay would initiate a blocking signal to prevent the B1 50 from tripping. For fault F2, B1 50 would not be blocked, and it would be allowed to trip fast, without the typical time-coordination delay.

Zone-Selective Interlocking - Hardwiring



Mechanical relay contacts can take approximately 4 ms to 10 ms to operate.


Solid-state contacts can take approximately 0.1 ms to operate but have leakage current. Beware false-positives!



Zone selective schemes did not come into existence because of modern digital relaying. “Location Logic” can be implemented with hardwiring. Where available, solid state relay contacts can be used to expedite signaling, but beware the adverse effects of the snubber circuitry.


Zone-Selective Interlocking - Hardwiring

Implemented in relays, failure mode is selectable




Fails into fast, non-selective (protective) mode.
LV trip units always fail this way!

Fails into slow but selective mode.



In a hardwired scheme, selection of the failure mode can be done by applying normally open or normally closed contacts.


Zone-Selective Interlocking - Hardwiring



Additional logic can become cumbersome with hardwiring.

This hardwiring shows the restraining relays being removed from the circuit when the breaker is racked out of position. You wouldn't want to affect your ZSI when you are pushing test currents through a relay whose breaker is racked out. Notice that wiring could get complicated as buses get larger.

Zone-Selective Interlocking - Comms



- Communications can be used to simplify wiring.
- Count on 4ms delay for priority GOOSE messages.
- Tripping device has a finite # of devices to which it can subscribe.

Beware proprietary protocols because of possible timing variance. By 61850 standard, a GOOSE message is transmitted, received and parsed in $\frac{1}{4}$ of a cycle.

Be aware that complex network architectures could introduce scenarios where unwanted messaging delay can occur.

Comms greatly reduces hardwiring complexity and offers greater flexibility to change the scheme's implementation.

It's a good idea to monitor comms with an actionable loss of comms alarm.

Zone-Selective Interlocking - Comms

Downstream IED's publish block & TOC status via GOOSE.

The screenshot displays the configuration for a GOOSE transmission control block. The main window is titled "GOOSE Transmission" and shows the following configuration details:

- GooseTX Properties:**
 - Control Block Name: F1_gcb01
 - Description: F1_ZSI
 - GOOSE ID: F1_ZSI
 - Configuration revision: 1
 - GoEna:
- SubNetwork:**
 - PORT4:** VLAN-ID (Hex): 000, VLAN-PRIORITY: 7, MAC-Address: 01-0C-CD-01-00-01, APPID (Hex): 0001, UPDATE TIME (ms): 100
 - PORT5:** VLAN-ID (Hex): 000, VLAN-PRIORITY: 7, MAC-Address: 01-0C-CD-01-00-01, APPID (Hex): 0001, Update Time (ms): 100
- DataSet Properties:**
 - DataSet Name: GOOSE1
 - Description:
 - Number of DAs: 2
- DataSet Elements:**

	IdInst	prefix	InClass	InInst	doName	daName	fc
1	850	phs	PIOC	2	Dp	general	ST
2	850		GGIO	2	Ind2	stVal	ST

Red annotations in the image point to the following entries in the DataSet Elements table:

- Dataset Item #1: Blocking Overcurrent:** Points to the first row (IdInst: 850, InClass: PIOC, doName: Dp).
- Dataset Item #2: TOC Status:** Points to the second row (IdInst: 850, InClass: GGIO, doName: Ind2).

IEC61850 is a multicast messaging system, so several “restraining” relays can be programmed to publish the restraint signal.

Comms can be configured to accomplish the same jobs as the hardwiring scheme.

Zone-Selective Interlocking - Comms

IEC61850 Configurator // ZSI Demo-M1.CID : C:\Users\220034475\Documents\Projects\Conference Papers\

ICD/CID Settings Reports GOOSE Reception GOOSE Transmission

IED List

- ZSI_F1
 - F1_ZSI
- ZSI_F2
 - F2_ZSI

Upstream IED subscribes to block statuses via GOOSE.

Mapping to Remote Inputs

Input	IED	LDevice	GOOSE Id	LN	Attribute	Default State
Ind1.stVal	ZSI_F1	850	F1_ZSI	phsPIOC	Op.general	On
Ind2.stVal	ZSI_F2	850	F2_ZSI	phsPIOC	Op.general	On
Ind3.stVal						Off
Ind4.stVal						Off
Ind5.stVal						Off
Ind6.stVal						Off
Ind7.stVal						Off
Ind8.stVal						Off
Ind9.stVal						Off
Ind10.stVal						Off
Ind11.stVal						Off
Ind12.stVal						Off
Ind13.stVal						Off
Ind14.stVal						Off
Ind15.stVal						Off
Ind16.stVal						Off
Ind17.stVal						Off
Ind18.stVal						Off
Ind19.stVal						Off
Ind20.stVal						Off
Ind21.stVal						Off
Ind22.stVal						Off
Ind23.stVal						Off
Ind24.stVal						Off
Ind25.stVal						Off
Ind26.stVal						Off
Ind27.stVal						Off
Ind28.stVal						Off
Ind29.stVal						Off
Ind30.stVal						Off
Ind31.stVal						Off
Ind32.stVal						Off

Default states are chosen to choose failure mode.
ON = Slow/Selective
OFF = Fast/Non-Selective


Currently subscribed to 2 different RX GOOSEs.
Max number of RX GOOSEs is 8.

Id(Remote Device)	GOOSE Id
1	F1_ZSI
2	F2_ZSI
3	
4	
5	
6	

Add IED Remove IED Save Cancel

The IED is configured to default to an ON or OFF state when comms are lost. This is akin to configuring a hardwired scheme with “normally closed” or “normally open” contacts.

Zone-Selective Interlocking - Comms



IED logic is created.

SETTING [GROUP 1]	PARAMETER
Phase IOC 2	
Function	Trip
Input	RMS
Pickup	2.000 x CT
Pickup Delay	0.100 s
Dropout Delay	0.000 s
Block	Virtual Output 1 On (BLOCK_50)
Relays	Relay : Disabled
Events	Enabled
Targets	Latched


ZSI Demo-M1.CID Protection: Group 1: Current

Logic is applied to fast-tripping element.

This logic is identical to the cumbersome wiring shown on a previous slide.

With comms, the scheme can be changed, or breakers can be added to the logic without having to change any wiring.

Zone-Selective Interlocking - Pickups



Upstream pickup must not be more sensitive than any downstream pickup. "Tolerance"

Upstream pickup must not pick up for charging current, inrush, etc.

Downstream pickup must not have any delay!


Beware excessively high pickup settings – DSP clamping

Under no circumstance should the upstream tripping relay detect a feeder fault that is not detected by a blocking relay.

Setting the fast tripping element pickup equal to the blocking element pickup may not always be best. Beware the scenario where CT measurement and relay tolerance yield a more sensitive tripping pickup than blocking pickup. It's best to use identical relays and identical CTs.

Using low ratio CT's on feeders (downstream) and higher ratio CT's on mains (upstream) present unique challenges.

Zone-Selective Interlocking - Timing



Tripping can be set with an intentional delay to allow time for restraint signal to be active, OR a relay's inherent inverse time/current characteristic can be used to time-coordinate.

Precise timing requires detailed info from manufacturer.

Even "instantaneous" has an inverse time/current characteristic.

Time must be given for the restraining signal to prevent the fast-tripping relay from operating. This can be done generally, or it can be accomplished more precisely by taking advantage of a device's inherent inverse characteristic.

This precise method is mostly applied in LV applications. Typically, LV trip units are designed and tested to have very precise timing. Those trip units make use of the inherent inverse characteristic in addition to other proprietary methods to ensure proper timing of a ZSI scheme. If precise timing is to be used with IED's on a MV system (or any system for that matter), the reward of marginally quicker clearing time should be weighed against the additional engineering effort and inherent risk of implementing a very precisely timed system.

Zone-Selective Interlocking - Timing

Tripping delay can be set more generally based on readily available manufacturer info.


PHASE/NEUTRAL/GROUND IOC

Current:	Phasor only
Pickup level:	0.020 to 30.000 pu in steps of 0.001
Dropout level:	97 to 98% of pickup
Level accuracy:	
0.1 to 2.0 × CT rating:	±0.5% of reading or ±0.4% of rated (whichever is greater)
> 2.0 × CT rating:	±1.5% of reading
Overreach:	<2%
Pickup delay:	0.00 to 600.00 s in steps of 0.01
Reset delay:	0.00 to 600.00 s in steps of 0.01
Operate time:	<16 ms at 3 × pickup at 60 Hz (Phase/Ground IOC) <20 ms at 3 × pickup at 60 Hz (Neutral IOC)
Timer accuracy:	±3% of operate time or ±1/4 cycle (whichever is greater)

Always weigh the benefits and risks when setting the delay. When reduction of clearing time is of utmost importance, attention to timing detail is extremely important.

A more general method of setting the fast-tripping ZSI delay looks at the fastest possible tripping time and the slowest possible blocking time. Then, signaling delay is added. For example, a tripping relay can pickup in 2 ms AT BEST (not typical). A blocking relay might have a published slowest-operating time (assuming all other conditions are within normal operating parameters: no CT saturation, etc) of 20 ms. Factoring a communications time of ¼ cycle, the minimum ZSI trip delay can be assumed to be $20 - 2 + 0.25 = 18.25$ ms. Generally, it is a good idea to add additional time to this minimum calculation in order to add extra security to the system. Try not to add too much time so that the Arc Flash PPE Hazard Category is increased.

ZSI Challenge #1: Transformer In-zone




Beware inrush!


This implementation will only expedite tripping for F1. This scheme will not help F2.

This is a commonly requested/discussed application because at first glance it potentially offers a solution to arc flash concerns without the hassle of installing CT cabling between switchgear for transformer differential. ZSI across a transformer is not recommended, especially for the purpose of arc flash reduction.

ZSI Challenge #1: Transformer In-zone



This solution seems sort of silly to me. Why are we discussing this at all?




MV IED can be blocked for a period of time immediately after energization, but this solution is deficient in two ways:

- 1) Faults during energization would be slow to clear.
- 2) Doesn't account for transient recovery inrush.

Q: But can't we just block the ZSI for a brief duration after we energize the transformer? Won't that address the inrush problem?

A: No. Inrush does not occur only on initial energization. You are susceptible to a nuisance-trip when supply voltage dips and the transformer incurs recovery inrush. Besides, your protection would be useless during a critical event, initial energization of the switchgear.

ZSI Challenge #1: Transformer In-zone



This solution seems sort of silly to me. Why are we discussing this at all?


SETTING	PARAMETER
Harmonic Detection 1	
Function	Configurable
Harmonic	2nd
Pickup	20.0 %
Pickup Delay	0.000 s
Phases for Operation	Any Two
Minimum Oper Current	0.80 x CT
Block	Off
Output Relays	Relay : Disabled
Events	Enabled
Targets	Self-Reset

2nd Harmonic detection can be used to address inrush.

Q: Can we use 2nd harmonic blocking to prevent tripping on inrush? After all, this is how we avoid tripping for inrush in an 87T application.

A: Maybe. The concerns with this approach are: 1) That an arcing fault MAY have a significant enough 2nd harmonic to initiate a false-block. (PCIC 2018 Paper Pending). and 2) the LV feeder breakers would need to be used as blocking devices, not the main. The Main LV trip unit does not address the problem at F2.

ZSI Challenge #1: Transformer In-zone




This implementation can expedite tripping for F1.

It is important for the LV IED CT's to be removed from the F1 protected area.

CT placement is key. CT's should be placed away from the incoming stabs to ensure that the arcing fault current is detected.

A tripping signal needs to be sent to the M1 breaker.

ZSI Challenge #2: Simultaneous Faults



Can we drop this discussion? Or do you think it is very important?


Stress of 1 fault can cause a simultaneous fault.

Under very specific circumstances, the blocking relay would prevent the tripping relay from operating fast.

Normally, fault current would be re-directed into upstream fault so block would be removed.

The effectiveness of a ZSI has been challenged on the basis that the electrical and mechanical stress from one out-of-zone fault could cause a simultaneous in-zone fault. In such a scenario, the blocking relay would improperly prevent the in-zone fault from being cleared quickly. In reality, this is an extremely unlikely scenario. For this to occur, the fault impedance in the in-zone fault would have to be significant enough to allow fault current to be divided between the two faults in a sufficient enough magnitude to allow arcing. In reality, this is so improbable on industrial MV systems, that it is barely worthy of discussion in regards to arc flash concerns.

ZSI Challenge #3: Double Ended Subs



Fault 1: Tie breaker relay must trip fast and send a blocking signal to E2.
 Fault 2: Tie breaker relay must trip fast and send a blocking signal to E1.
 Fault 3: Tie breaker relay must receive a blocking signal to prevent fast tripping AND send a blocking signal to E2.

This example demonstrates the need for the TIE relay to be directional. Depending on which Bus the fault occurs, the Tie relay will need to send a blocking signal to the proper Incomer but not both Incomers. VT's will be required for polarization of the overcurrent. For solidly grounded systems, a method of ground overcurrent polarization is required, 3V0 (requires wye VT's) or negative sequence voltage polarization can be applied.

VT Fuse Failure Alarm is recommended. Consider failure mode – Turn off ZSI tripping or default to fast tripping?

Important note: Directional logic can only be truly tested with primary current. Secondary injection is not sufficient.

Conclusions

- ZSI is a longstanding technology that can be used to expedite otherwise slow time-overcurrent protection.
- The scheme can be implemented in many different ways. Consider the failure mode of the scheme.
- Transformer inrush & substations with multiple sources offer challenges to ZSI implementation.
- Choose your ZSI timing carefully.

Thank You
Questions?